200-GHz CMOS amplifier with 9-dB noise figure for atmospheric remote sensing

نویسندگان

  • M. Varonen
  • A. Safaripour
  • D. Parveg
  • P. Kangaslahti
  • T. Gaier
  • A. Hajimiri
چکیده

Introduction: The recent development of millimetre-wave CMOS and SiGe circuits have made silicon technologies attractive also for noncommercial low-volume applications such as the atmospheric remote sensing where III–V compound semiconductors have been traditionally used for the millimetre-wave receiver technology. The possibility to integrate more functions on the same silicon chip would enable reducing the mass and size of synthetic array radiometers and small satellites (cubesats). The scaling of silicon technologies has enabled CMOS and SiGe amplifiers to operate above 200 GHz [1–3]. Although the gain performance of these circuits is promising the noise figure (NF) is not competitive to their III–V counterparts making them not suitable as the first amplification stage for atmospheric remote sensing receivers presented in [4], where InP HEMT technology is used to reach the required sensitivity. However, provided that the NF is low enough (i.e. below 10 dB for the 183 GHz receiver in [5]) and the gain and power consumption are reasonable a silicon amplifier could be utilised so that the receiver NF would be determined by the preceding HEMTMMIC low-noise amplifier. So far an 11-dB NF was measured at 245 GHz using SiGe technology [3] and an 11-dB NF was demonstrated around 210 GHz using CMOS technology [6]. In this Letter, we present the design and measurement result of a 200-GHz amplifier fabricated using a 32-nm silicon-on-insulator (SOI) CMOS technology, which achieves a 9-dB NF around 200 GHz with a 25-dB gain and a power consumption of 33 mW.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A New Ultra-Wideband Low Noise Amplifier With Continuous Gain Control

This paper presents a new variable gain low noise amplifier (VG-LNA) for ultra-wideband (UWB) applications. The proposed VG-LNA uses a common-source (CS) with a shunt-shunt active feedback as an input stage to realize input matching and partial noise cancelling. An output stage consists of a gain-boosted CS cascode and a gain control circuit that moves the high resonant frequency to higher freq...

متن کامل

A Broadband Low Power CMOS LNA for 3.1–10.6 GHz UWB Receivers

A new approach for designing an ultra wideband (UWB) CMOS low noise amplifier (LNA) is presented. The aim of this design is to achieve a low noise figure, reasonable power gain and low power consumption in 3.1-10.6 GHz. Also, the figure of merit (FOM) is significantly improved at 180nm technology compared to the other state-of-the-art designs. Improved π-network and T-network are used to obt...

متن کامل

Analysis and design of a CMOS current reused cascaded distributed amplifier with optimum noise performance

In this paper, analysis, simulation and design of a distributed amplifier (DA) with 0.13µm CMOS technology in the frequency range of 3-40 GHz is presented. Gain cell is a current reused circuit which is optimum in gain, noise figure, bandwidth and also power dissipation. To improve the noise performance in the frequency range of interest, a T-matching low pass filter LC network which is utilize...

متن کامل

Design and Fabrication of a 9–11 GHz Balanced Low Noise Amplifier Using HJFET

This paper describes the design of an X-band balanced low noise amplifier (LNA) using an available HJFET device. The balanced LNA consists of a pair of electrically similar transistors whose input and output signals are divided or combined by 3 dB two-stage Wilkinson power dividers. The proposed balanced LNA is fabricated and measured. The measured results show that the noise figure is 1.30 dB ...

متن کامل

Effective Design of a 3×4 Two Dimensional Distributed Amplifier Based on Gate Line Considerations

In this paper two dimensional wave propagation is used for power combining in drain nodes of a distributed amplifier (DA). The proposed two dimensional DA uses an electrical funnel to add the currents of drain nodes. The proposed structure is modified due to gate lines considerations. Total gain improvement is achieved by engineering the characteristic impedance of gate lines and also make appr...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2016